Differences
This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
boards:sbc:sbc_v2:start [2018/07/15 10:56] b1ackmai1er [Pictures] |
boards:sbc:sbc_v2:start [2019/04/04 09:16] b1ackmai1er [Errata] |
||
---|---|---|---|
Line 38: | Line 38: | ||
[[https:// | [[https:// | ||
+ | |||
+ | ===== Errata ===== | ||
+ | |||
+ | There is an error in the board layouts of sbc-v2-003 compared to the original schematic that results in the external reset not working in Kontron mode. | ||
+ | |||
+ | To configure the board to work in Kontron mode with the external reset coming from the backplane the following workaround can be made. | ||
+ | |||
+ | - Pin 3 on K13 needs to be jumpered to Pin 2 of P6 (Reset switch jumper) - this connects the backplane reset input pin (c31) to the reset circuit input. | ||
+ | - Pin 1-2 needs to be jumpered on K13 - this connects the /reset circuit output to the backplane reset out pin(c26). | ||
+ | |||
+ | Updated files are available here: | ||
+ | |||
+ | Gerbers: {{: | ||
+ | |||
+ | Kicad: {{: | ||
+ | |||
===== Jumper Settings ===== | ===== Jumper Settings ===== | ||
Line 108: | Line 124: | ||
8Mhz CPU Crystal - 57600 baud | 8Mhz CPU Crystal - 57600 baud | ||
- | Baud rate can be changed using the CP/M MODE program i.e. MODE COM0: | + | Baud rate can be changed using the CP/M MODE program i.e. [[: |
- | If garbled characters are seen on the display | + | If garbled characters are seen on the display |
Line 150: | Line 166: | ||
The utility can also set and read the RTC memory. | The utility can also set and read the RTC memory. | ||
- | RTC.COM is part of Wayne Warthen' | + | [[: |
===== Status LED ===== | ===== Status LED ===== | ||
Line 167: | Line 184: | ||
</ | </ | ||
- | ===== Changes from V1 ===== | + | ===== Memory Paging |
- | Information regarding V1 can be found [[: | + | The SBC can be configured with 128Kb or 512Kb RAM and up to 512Kb ROM. The Z80 processor can only access 64Kb at one time, so the additionally memory is accessed through a memory paging scheme. |
- | \\ | + | The memory paging system can be configured in two different ways but the default is to be set with 32Kb of RAM fixed at the top 8000h-FFFFh memory range and for the bottom 32Kb 0000h-7FFFh being selectable from either the RAM or ROM chips. This 32Kb/32Kb configuration is what is supported by the ROMWBW software package. |
+ | Under the 32Kb/32Kb configuration, | ||
- | ===== Parts List ===== | + | ===== One Bit Input Port ===== |
- | Full list of parts: | + | Bit 6 of RTC port $70 is connect to an on board jumper JP2 which can be read by software. By default it is tied high. Removing jumper JP2 will result in the being tied low (=0). |
- | See [[: | + | Effectively this creates a configurable jumper setting which the ROMWBW bootrom can use for determining the primary communications console. |
- | ===== Software ===== | + | This facility is not enabled by default in ROMWBW and the setting is ignored. To enable, rebuild the ROMWBW package with the CRTACT setting set to true. The CRT type can also be configured at this time: |
- | There is extensive firmware support for the SBC V2 and associated ECB peripheral cards. Currently there are two firmware builds still being actively developed - UNA and ROMWBW. | + | <font inherit/ |
- | See [[: | + | < |
+ | CRTACT | ||
+ | VDAEMU | ||
+ | </ | ||
- | A debug boot ROM can be installed for testing - try James Moxham' | + | This will cause ROMWBW to check the status of BIT 6 at startup. If " |
- | {{https:// | + | ===== Boot " |
- | ==== REAL TIME CLOCK (RTC) ==== | + | There is no inbuilt sound on the SBC V2 board. Complex sound output can be achieved with the ECB-SCG |
- | The DS1302 real time clock can be set under CP/M using the **rtc** utility program. | + | Rudimentary sound support |
- | < | + | |
- | Loading CPM... | + | |
- | CP/M-80 Version 2.2C for the N8VEM, October 2008 | + | |
- | Run XM from A drive, | + | |
- | A>rtc | + | |
- | Start RTC Program | + | |
- | RTC: Version 1.0 | + | |
- | RTC: Commands: E)xit T)ime st(A)rt S)et R)aw L)oop C)harge N)ocharge D)elay I)nit G)et P)ut H)elp | + | |
- | RTC: trickle charger disabled. | + | |
- | RTC> | + | |
- | </ | + | |
- | Set the time and date with the** //Init// **command first and then use the // | + | On U18 74LS174 connect a ground wire from pin 8 and a signal wire from pin 2 to an amplifier. Generic LM386 amplifiers are available from many sources and work well. |
- | RTC.COM can also be used to set up trickle charging for the backup battery or super capacitor if connected. More Information | + | With this addition and the '' |
- | The utility can also set and read the RTC memory. | + | {{https:// |
- | RTC.COM is part of Wayne Warthen' | ||
- | ===== Status LED ===== | + | ===== Port Map ===== |
- | A single color or bicolor LED can be installed | + | The SBC V2 uses address 60h - 7Fh for on board peripherals. Address decoding |
- | The HALT status can be initiated by booting CP/M and running the DDTZ debugger, loading and executing a HALT instruction. | + | ^Peripheral^Function^Address| |
+ | |82C55 PPI|Parallel Port|60h-63h ( & 64h-67h)| | ||
+ | |16550 UART|Serial Port|68h-6Fh| | ||
+ | |DS1302 RTC|Real Time Clock|70h ( & 71h-77h)| | ||
+ | |RAM|RAM bank select latch (Write Only)|78h ( & 79h)| | ||
+ | |ROM|ROM bank select latch (Write Only)|7Ch ( & 7Eh)| | ||
- | < | + | \\ |
- | B>ddtz | + | |
- | DDTZ v2.7M by CB Falconer. CPU=Z80 | + | |
- | -a100 | + | |
- | 0100 hlt | + | |
- | 0101 | + | |
- | -g100 | + | |
- | </ | + | |
Line 233: | Line 240: | ||
Information regarding V1 can be found [[: | Information regarding V1 can be found [[: | ||
- | |||
- | \\ | ||