Table of Contents
Dual Port RAM Prototype Board for RC2014
DPRAM prototype board is for exploration of multiprocessor on RC2014. The key component is IDT7134 4K dual port RAM that's accessible to RC2014 as 4K of I/O space. A Z80 slave processor and a CPLD complete the prototype board. There are good bit of discussions about this board on Google Forum retro-comp.
- IDT71342 4K dual port RAM with hardware semaphores
- Z80 coprocessor.
- EPM7064S CPLD as glue logic
- RC2014 bus interface
- Prototype area
Theory of Operation
IDT7134 is accessible to the main Z80 as 4K of contiguous I/O space using the “in a,( c )” and “out ( c ),a” instructions where reg pair BC points to the I/O address. The other memory port is mapped to 0x0-0x3FFF memory space of the Z80 coprocessor. On reset, Z80 coprocessor is held in reset while the dual port RAM is loaded with appropriate instructions and data. Once instruction is loaded, Z80 coprocessor is released to run. The coprocessor and main processor can communicate asynchronously over the dual port RAM. In fact, the coprocessor and main processor can be different CPU running different clocks.
Game of Life accelerator
Conway's game of life running on 128×64 OLED display requires significant computation power. In this design example, the coprocessor drives the OLED display while the main processor and another coprocessor provides the data.